

# **PL2303GL**

## **8-Pin USB to UART Bridge Controller IC**

### **USB Interface**

- Fully Compliant with USB 2.0 specification (Full-Speed Mode).
- USB-IF certified (USB logo compliant) with TID 40001839.
- UHCI/OHCI (USB 1.1), EHCI (USB 2.0), xHCI (USB 3.1) Host Controller Compatible.
- Provides royalty-free USB to Virtual Com Port (VCP) drivers for Windows, Mac, Linux, and Android.
- Highly integrated USB 1.1 FS Transceiver. Integrated termination resistors and pull-up resistor to reduce PCB external components.
- Supports OTPROM (One-Time Programmable ROM) for USB device descriptors. OTPROM can be programmed directly through USB port.
- Each IC has unique ID (for Serial Number).
- Supports bus-powered, self-powered and high-power USB device configuration.
- Supports Windows USB Selective Suspend.
- Supports 3.3V VBUS voltage operation.
- Supports Windows USB Selective Suspend (Remote Wakeup enabled).
- Supports Windows Modern Standby.
- Bind a specific COM port number (1~65,535) and product string via OTPROM / EEPROM (no need to submit WHQL certification and pay additional fees).
- Expand COM port number range: from 1~255 to 1~65,535.
- "Product String" of OTP tool support multiple language.
- Support power saving feature of Alroha GNSS.

### **UART Interface**

- Full-duplex transmitter/receiver (TXD/RXD):
  - Flexible baud rate support from 5 bps to 115200 bps
  - 5, 6, 7 or 8 data bits
  - Odd, Even, Mark, Space, None parity mode
  - One, one and a half, or two stop bits
  - Software Flow Control (XON/XOFF)
- 1024-byte bi-directional data FIFO buffers (768-byte receive/256-byte transmit) for faster data throughput.

### **Miscellaneous**

- Integrated precise self-generated clock generator. No external crystal required.
- Integrated Power-on-Reset (POR) circuit.
- Integrated 5V to 3.3V LDO that can support 80mA for external components.
- Low operating power and USB suspend current.
- Wide I/O voltage range 1.8V ~ 5V.
- -40°C to 85°C Operating Temperature.
- Small footprint, 8-pin SOP package.
- Pin-compatible with PL2303SA chip (SOP-8).

## REVISION HISTORY

Revision	Description	Date
1.0.6	<ul style="list-style-type: none"> <li>➤ Added support for COM port numbers up to 65,535.</li> <li>➤ Added the ability for manufacturers to customize product strings in multiple languages (without needing to reapply for WHQL certification or pay additional fees).</li> <li>➤ Added supports Alroha GNSS power saving feature.</li> </ul>	2025/12/12
1.05	<ul style="list-style-type: none"> <li>➤ To change PID as 23A3 in Figure 9-1</li> <li>➤ To add "This packaging is applicable to MSL 3" in section of order information</li> <li>➤ To change the Windows list of the Windows Embedded series and Windows POS as Windows IoT</li> </ul>	2025/3/27
1.04	<ul style="list-style-type: none"> <li>➤ To change Figure 12-1 PL2303GL Outline Diagram due to the parameter of L_max is wrong.(L_max should be lower than L1_max)</li> <li>➤ To change Min. baud rate as 5 bps in page 1</li> <li>➤ To change Wide I/O voltage range as 1.8V ~ 5V</li> <li>➤ To change the file title of the data sheet as PL2303GL Datasheet</li> <li>➤ To add Windows Server 2022 to support list</li> </ul>	2024/7/31
1.03	<ul style="list-style-type: none"> <li>➤ Changed PID from 23D3 to 23A3 and removed "Release No. (BCD)" in Table 9-1</li> <li>➤ Removed "Windows Update Driver installation available in Windows 7 and above (32/64-bit)" in Royalty-Free Driver Support</li> <li>➤ Added Win11 as supported OS</li> </ul>	2021/11/9
1.0.2	<ul style="list-style-type: none"> <li>➤ To remove and add the supported OS of SDK</li> <li>-removed OS: Win 2000, Vista, XP, Server 2003, 2008</li> <li>➤ To add 12.1 Chip Marking information</li> </ul>	2020/9/7
1.0.1	<ul style="list-style-type: none"> <li>➤ Added "supply the additional 80mA for external components" into the sections of 8.2 LDO Regulator and 10.1 USB Bus Powered Design.</li> </ul>	2020/5/29
1.0.0	<ul style="list-style-type: none"> <li>➤ Formal release</li> </ul>	2020/3/13

## 1. Product Applications

- Single-chip upgrade solution for Legacy RS232 devices to USB interface
- MCU-based devices to USB host interface
- Healthcare/Medical USB Interface Data Transfer Cable
- Cellular/PDA USB Interface Data Transfer Cable
- GPS/Navigation USB Interface
- Industrial / Instrumentation / Automation Control USB Interface
- USB Wireless / Zigbee USB Interface

## 2. Royalty-Free Driver Support

- Windows 11, 10, 8, 7 (Microsoft Certified WHQL Drivers)
- Windows Server 2008 R2, 2012, 2016, 2019, 2022
- Windows IoT
- Mac OS X
- Linux OS
- Android 3.2 and above

## 3. Ordering Information

Chip Product Name	Package Type	Ordering Part Number	MPQ
PL2303GL	8-pin SOP (Lead Free)	PL2303G4PEG7P1	100pcs / tube
		PL2303G4PEG8P1(*1)	2500pcs / reel

(\*1) This packaging is applicable to MSL 3 (Based on IPC/JEDEC J-STD-020)

## 4. Block Diagram




Figure 4-1 PL2303GL Block Diagram

## **5. USB Logo Certification**

The PL2303GL IC has been certified by the USB-IF organization with [TID 40001839](#) to be fully compliant with the USB 2.0 specification.



## Table of Contents

<b>1. Product Applications .....</b>	<b>3</b>
<b>2. Royalty-Free Driver Support .....</b>	<b>3</b>
<b>3. Ordering Information .....</b>	<b>3</b>
<b>4. Block Diagram.....</b>	<b>4</b>
<b>5. USB Logo Certification.....</b>	<b>5</b>
<b>6. Overview.....</b>	<b>9</b>
6.1 PL2303 G-Series USB to Serial Family Product Table.....	10
<b>7. Pin Diagram and Description.....</b>	<b>11</b>
7.1 SOP8 Pin Diagram .....	11
7.2 Pin Out Description.....	12
<b>8. Functional Description .....</b>	<b>13</b>
8.1 USB 1.1 FS Transceiver .....	13
8.2 LDO Regulator.....	13
8.3 Clock Generator .....	13
8.4 USB FS SIE.....	13
8.5 Power Management.....	13
8.6 Control Endpoint.....	13
8.7 Bulk Out Endpoint.....	14
8.8 Bulk In Endpoint .....	14
8.9 Interrupt In Endpoint .....	14
8.10 Command Sequencer.....	14
8.11 Outbound FIFO.....	14
8.12 Inbound FIFO .....	14
8.13 Event Generator .....	14
8.14 Internal OTPROM.....	15
8.15 Mux/Demux .....	15
8.16 Descriptor ROM.....	15
8.17 UART Control .....	15
8.18 Control Registers.....	15
<b>9. Chip Function Configuration .....</b>	<b>16</b>
<b>10. Design Application Examples.....</b>	<b>20</b>

10.1 USB Bus Powered Design .....20

10.2 I/O Power Supply to PL2303GL.....21

**11. DC & Temperature Characteristics.....22**

11.1 Absolute Maximum Ratings .....22

11.2 DC Characteristics.....22

11.2.1 Operating Voltage and Suspend Current ..... 22

11.2.2 I/O Pins..... 22

11.3 Temperature Characteristics.....22

**12. Outline Diagram .....23**

12.1 Chip Marking information.....23

12.2 SOP8 Package .....24

## List of Figures

Figure 4-1 PL2303GL Block Diagram.....	4
Figure 7-1 PL2303GL Pin Diagram (SOP8) .....	11
Figure 9-1 PL2303GL OTPROM Writer Tool.....	16
Figure 10-1 USB Bus Powered Design Example .....	20
Figure 10-2a IO Power Supply .....	21
Figure 10-2b VDD_IO Voltage Supply.....	21
Figure 12-1 PL2303GL Outline Diagram (SOP8) .....	24

## List of Tables

Table 7-1: USB Data Interface Pins .....	12
Table 7-2: UART (Serial Port) Interface Pins.....	12
Table 7-3: Power and Ground Pins .....	12
Table 9-1 USB Descriptor Configuration .....	17
Table 11-1 Absolute Maximum Ratings.....	22
Table 11-2a Operating Voltage and Suspend Current.....	22
Table 11-2b I/O Pins .....	22
Table 11-3 Temperature Characteristics .....	22



## **6. Overview**

The new PL2303GL chip is one of the latest G-Series IC product added to the popular PL2303 USB to Serial (UART) Bridge Controller family, replacing the PL2303SA SOP8 small footprint chip. It provides an advanced full-featured single-chip bridge solution for connecting a full-duplex UART asynchronous serial interface device (TX-RX only) to any Universal Serial Bus (USB) capable host. The PL2303GL provides highly compatible USB drivers to simulate the traditional COM port (via virtual COM Port) on most operating systems allowing existing serial UART applications based on legacy COM port to easily migrate.

The new PL2303GL (SOP8) is pin-to-pin compatible with the previous PL2303SA chip. It also integrates an internal precise clock generator (no external crystal required), USB 1.1 transceiver, Serial Interface Engine (SIE), LDO voltage regulator, power-on- reset (POR), FIFO data buffers, and OTPROM.

The PL2303GL added several new features and enhancements:

- Integrated termination resistors and pull-up resistor to reduce PCB external components.
- New USB drivers for different OS platforms with faster performance and advanced features.
- Precise baud rate generator (up to 115200bps).
- OTPROM can be programmed directly through USB (no high voltage generator required).
- Larger TX/RX FIFO data buffers (1024-byte).
- Supports 3.3V VBUS voltage operation.
- Each IC has unique ID (for Serial Number).

The PL2303GL is designed to support a wide-range of serial application domain including mobile, embedded, industrial, consumer, healthcare, navigation, and wearable solutions in mind. It provides a small footprint that could easily fit in to any connectors and handheld devices. With very small power consumption in either operating or suspend mode, PL2303GL is perfect for bus powered operation and provides plenty of power left for the attached devices. For flexible signal level requirement, PL2303GL can connect directly to any devices with IO voltage of 5V~1.8V.

The PL2303GL is available in SOP8 small footprint Pb-free (RoHS compliant) green compound package.

## 6.1 PL2303 G-Series USB to Serial Family Product Table

Prolific's new PL2303 G-series USB to Serial family product line offers a variety of new advanced features for USB serial interface product design. The PL2303 G-series are redesigned to provide accurate and flexible baud rate support as well as plenty of I/O functions that can be easily configured in OTPROM memory.

PL2303G-Series USB to Serial (UART) Family Product Line					
Product	PL2303GC	PL2303GS	PL2303GE	PL2303GT	PL2303GL
Description	USB to Full UART (Integrated Clock)	USB to Full UART (Integrated Clock)	USB to Full UART (High ESD Protection)	USB to RS232 (Internal RS232 Transceiver)	USB to Basic UART (Low-Pin Count)
Packages	SSOP28 QFN24	SSOP16 QFN16	SSOP28	SSOP28	SOP8
UART Interface	RS232 RS422/RS485	RS232 RS422/RS485	RS232 RS422/RS485	RS232 Only	RS232 (TX-RX Only)
Max. Data Rates	12Mbps	12Mbps	12Mbps	1Mbps	115200bps
Dedicated GPIO Pins	6	0	6	4	0
Shared GPIO (with UART pins)	9	9	9	0	0
Clocking	Internal <sup>1</sup>	Internal	Internal <sup>1</sup>	Internal	Internal
OTPROM <sup>2</sup>	USB Data + Configurable GPIO Function	USB Data + Configurable GPIO Function	USB Data + Configurable GPIO Function	USB Data + Configurable GPIO Function	USB Data
External EEPROM Option	YES <sup>3</sup>	YES <sup>3</sup>	YES <sup>3</sup>	YES <sup>3</sup>	NO
Android OS Support	YES	YES	YES	YES	YES
Configurable Data Buffer <sup>4</sup>	768-byte (RX) 256-byte (TX)	768-byte (RX) 256-byte (TX)	768-byte (RX) 256-byte (TX)	768-byte (RX) 256-byte (TX)	768-byte (RX) 256-byte (TX)
Battery Charger Detection Option	YES	YES	YES	No	No
I/O Voltage Range	I/O levels from 1.8V to 5V	I/O levels from 1.8V to 5V	I/O levels from 1.8V to 5V	3.3V	I/O levels from 1.8V to 5V
Pin Compatible	PL2303HxD (SSOP28 only)	New design	PL2303EA	PL2303RA	PL2303SA (SOP8 only)

<sup>1</sup> – Also supports external crystal clock source to bypass internal clock.

<sup>2</sup> – OTPROM allows setting the USB data descriptors. Also allows setting of multi-function GPIO options.

<sup>3</sup> – External EEPROM (when enabled in OTPROM) will override OTPROM settings.

<sup>4</sup> – TX/RX data buffers are configurable in OTPROM (PL2303GC, PL2303GS, and PL2303GE); or by driver customization.

7. Pin Diagram and Description

7.1 SOP8 Pin Diagram




Figure 7-1 PL2303GL Pin Diagram (SOP8)

## 7.2 Pin Out Description

Table 7-1: USB Data Interface Pins

Pin Name	SOP8 Pin No.	Type	Description
DP	5	I/O	USB Port Data Plus (D+) Signal
DM	6	I/O	USB Port Data Minus (D-) Signal

Table 7-2: UART (Serial Port) Interface Pins

Pin Name	SOP8 Pin No.	Type	Description
TXD	2	Output	Serial Port: Transmitted Data Output
RXD	4	Input	Serial Port: Received Data Input (5V tolerant)

Table 7-3: Power and Ground Pins

Pin Name	SOP8 Pin No.	Type	Description
VDD_IO	3	Power	+1.8V to +5V I/O signal power input pin. VDD_IO supply voltage should not be larger than VIN voltage.
VO_33	8	Power	+3.3V output power from integrated LDO regulator. For self-powered design, supply +3.3V to this pin for disabling the LDO.
GND	1	Power	Ground
VIN	7	Power	USB port VBUS input power supply. For self-powered design, supply +3.3V to this pin.

## **8. Functional Description**

This section details the functional block diagram description of the PL2303GL.

### **8.1 USB 1.1 FS Transceiver**

The USB Transceiver provides the USB full-speed electrical signal requirements and USB physical interface (DP/DM). This block also includes one precise internal oscillator for PLL. The PLL provides the clock to other logic functions. This block also includes the internal USB series termination resistors on the USB data lines and pull-up resistor for the DP signal.

### **8.2 LDO Regulator**

This block is the 5V to 3.3V LDO regulator to power and drive the USB transceiver. It also includes 3.3V brownout detection output signals that will be used by digital circuit to reset the chip. The LDO 5V to 3.3V can supply around 11mA for chip internal and supply the additional 80mA for external components.

### **8.3 Clock Generator**

The clock generator module generates the 48MHz and 12MHz reference clock signals for internal chip logic. The internal clocks will be stopped while in suspend state.

### **8.4 USB FS SIE**

The USB Full-Speed Serial Interface Engine (SIE) block performs the processing of USB DP/DM signals. It translates the internal parallel data to serial data and outputs to USB FS transceiver to generate external USB DP/DM signals timing. It also translates external USB DP/DM signals pass through USB FS transceiver to parallel data for internal circuit. This block supports USB packet decoding and encoding. It also generates and check packet CRC, bit stuffing, SYNC and EOP frame signal. The DPLL module will use the internal 48MHz clock to synchronize external DP/DM transitions to generate 12MHz clock for USB interface related circuit.

### **8.5 Power Management**

This module will monitor the USB attachment and DP/DM signals state to create reset state, running state, suspend state, wakeup state, etc. Reset and suspend signals are generated from this module.

### **8.6 Control Endpoint**

The Control Endpoint module handles control endpoint packet transfer protocols such as SETUP packet, DATA packet and return status packet.

## **8.7 Bulk Out Endpoint**

The Bulk Out Endpoint module handles bulk-out endpoint packet transfer protocols such as DATA packet and return status packet. It also transfers USB host bulk-out data to chip outbound FIFO.

## **8.8 Bulk In Endpoint**

The Bulk In Endpoint module handles bulk-in endpoint packet transfer protocols such as DATA packet and return status packet. It also transfers data inside the chip inbound FIFO to USB host through bulk-in DATA packet.

## **8.9 Interrupt In Endpoint**

The Interrupt In Endpoint module handles interrupt-in endpoint packet transfer protocols such as DATA packet and return status packet. It transfers interrupt data generated inside the chip to USB host through interrupt-in DATA packet.

## **8.10 Command Sequencer**

This module handles the USB standard requests and vendor requests. It dispatches control signals to relative peripheral modules and gather information from peripheral modules. When it received USB standard request commands, it may check ROM data or data latched from OTP and return them to USB host. When vendor requests are received, it dispatches to peripherals to set or get something.

## **8.11 Outbound FIFO**

This buffer receives data from Bulk Out Endpoint and provides data to peripheral modules. It handles read and write pointers and calculate full and empty conditions. There are also near empty threshold check to notify peripheral module that FIFO is going to empty.

## **8.12 Inbound FIFO**

This buffer receives data from peripheral modules and provides data to Bulk In Endpoint. It handles read and write pointers and calculate full and empty conditions. There are also near full threshold check to notify peripheral module that FIFO is going to full.

## **8.13 Event Generator**

This module provides interrupt data to Interrupt In Endpoint. This module senses interrupt event toggle from UART peripheral.

#### **8.14 Internal OTPROM**

The OTPROM (One-Time Programming Read-Only Memory) for the PL2303GL is used to store chip function settings and USB descriptor related data. A one-time programming user area of the memory is available to allow customization of settings. The user area of the PL2303GL OTPROM can now be easily programmed using the Prolific OTPROM software through USB port without any additional voltage converter requirement. Refer to Section 9.0 for more information on the OTPROM configuration settings.

#### **8.15 Mux/Demux**

This module is designed to pass data between FIFO and UART peripheral module.

#### **8.16 Descriptor ROM**

This block contains the USB descriptor data for returning to USB host.

#### **8.17 UART Control**

The UART Control module handles the data transfer according to RS232 format and interface. Full set flow control is implemented including RTS/CTS, DTR/DSR and software flow control. Flow control circuit will check FIFO near full or near empty status to activate flow control signals. This module also includes a precise baud rate generator.

#### **8.18 Control Registers**

The Control Registers module contains the chip control registers read and set, and initially loads from OTPROM. USB host will use USB vendor command to read and write control registers to set chip function.

## 9. Chip Function Configuration

The default configuration descriptors are stored in the chip internal memory which will be loaded during power-on reset or USB bus reset whenever OTPROM (One-Time Programmable ROM) is empty. Several of the USB and configuration descriptors could be modified and programmed one-time into the chip's OTPROM using the PL2303GL OTPROM Writer utility program. These descriptors include Vendor ID, Product ID, Serial Number, Product String, and other USB configuration descriptors.

The screenshot shows the PL2303GL OTPROM Writer Tool interface. The 'USB' tab is selected. The 'OTPROM / External EEPROM' section has three radio buttons: 'Use OTPROM(Space) : 1', 'Enable Ext. EEPROM, GPA5:SCL, GPA4:SDA', and 'Enable Ext. EEPROM, GPB3:SCL, GPB2:SDA'. The 'Fixed COM Port Number' section has a checkbox for 'Enable' and a 'COM' dropdown set to '3'. The 'Compare Write Data' section has checkboxes for 'Default data' and 'MS+PS+SN'. The 'Device' dropdown is set to 'Manual Select (VC+HID)'. The 'Device Descriptor' section shows 'Vendor ID (VID) 0x067B' and 'Product ID (PID) 0x23A3'. The 'Configuration descriptor' section has 'Device Power mode' with radio buttons for 'Self-powered', 'Bus-powered( 100mA )', and 'Bus-powered( 500mA )'. The 'Max Power' is set to '100 ma'. The 'USB Selective Suspend : Remote Wakeup' section has radio buttons for 'Enable' and 'Disable'. The 'Enable power saving (Airoha GNSS ONLY)' section has a checkbox for 'Enable'. The 'String Length: 45 / 90 (Max) : MS: 0, PS: 0, SN: 0' section shows 'Manufacturer String' as 'Prolific Technology Inc.' and 'Product String' as 'USB-Serial Controller'. The 'Enable PSDM' checkbox is unchecked. The 'Serial Number' section has radio buttons for 'Disable Serial Number', 'Enable Unique Serial Number ID ( Only for OTP ) UNIQ\_ID 0x:', and 'Custom Serial Number'. The 'Auto SN(+1)' section has a checkbox for 'Auto SN(+1)' and a 'Fixed SN' section. The 'Use UNIQ\_ID' section has a checkbox for 'Use UNIQ\_ID'. The 'Help Description:' section is empty. The 'Print Message' checkbox is unchecked. The '<<--Clear msg' button is visible.

Figure 9-1 PL2303GL OTPROM Writer Tool



Table 9-1 USB Descriptor Configuration

Descriptors	Default Value	Description
OTPROM Space	1	This field indicates the space left for the OTPROM that can be written (1 or 0). The OTPROM can only be written once and cannot be erased. If value is 0, it means OTPROM has already been written once.
Vendor ID (VID)	067B (hex)	USB unique Vendor ID of Company or Manufacturer. This ID is applied and registered from USB-IF.  Refer to this website for applying VID: <a href="http://www.usb.org/developers/vendor/">http://www.usb.org/developers/vendor/</a>
Product ID (PID)	23A3 (hex)	USB Product ID assigned by Company or Manufacturer.
Device Power Mode	Bus Powered (100mA)	This field sets the USB device if bus-powered or self-powered device.
Max Power	100mA	This field sets the USB device maximum power in mA. Enter the value here if it is not 100mA or 500mA. Expressed in 2 mA units (i.e., 50 = 100 mA).
USB Selective Suspend	Enable	This field enables/disables the USB Selective Suspend function. When enabled, Windows OS will suspend the device when idle for few seconds (COM port not open).
Manufacturer String <sup>1</sup>	Prolific Technology Inc.	This field contains the product manufacturer string.
Serial Number <sup>1</sup>	Enable Unique Serial Number ID	<ul style="list-style-type: none"> <li>Disable Serial Number – this option will disable the Serial Number. Operating System will assign a random serial number for the device.</li> <li>Enable Unique Serial Number ID – this default option enables the unique serial number pre-programmed inside the chip.</li> <li>Custom Serial Number – this option allows the customer to set own product serial numbering: <ul style="list-style-type: none"> <li>Auto SN: allows to add prefix while the numbers auto increment after each write.</li> <li>Fixed SN: this will write the same number.</li> </ul> </li> </ul> <p>Device with serial number enabled allows the device to be assigned with the same COM port number even when plug to other USB ports of the same PC.</p>
Product String <sup>12</sup>	USB-Serial Controller	When enter wordings(multiple language) in the "Product String" field and check the "Enable PSDM" of OTP tool, the device manager will show the "Product String" entered.
Com Port Number <sup>2</sup>	Disable	Expand COM port number range: from 1~255 to 1~65,535.  When enter the desired COM port number in the "Fixed COM port Number" field and check the "Enable" of OTP tool, the device manager will


		display the COM port number entered.
<b>Enable power saving (Alroha GNSS Only)</b>	Disable	If UART device is Alroha GNSS, can check the "Enable power saving (Alroha GNSS Only)" to reduce GNSS power consumption in idle mode and immediately switch to operation mode when GNSS is active.

NOTE<sup>1</sup>: The total string length for the manufacturer + serial number + product string is up to 90 characters.


NOTE<sup>2</sup>: How to bind a specific COM port number (1-65,535) and device name(multiple language) via OTP/EEPROM.

String Length: 72 ( MS: 24, PS: 48, SN: 0 ) / 90		Fixed COM Port Number
Manufacturer String	Prolific Technology Inc. <b>Traditional Chinese</b>	<input checked="" type="checkbox"/> Enable
Product String	旺玖PL2303G系列，連接埠號碼支援至6萬5千5百3十五。	COM 60000
	<input checked="" type="checkbox"/> Enable PSDM	
String Length: 81 / 90 (Max) : MS: 24, PS: 47, SN: 10		Fixed COM Port Number
Manufacturer String	Prolific Technology Inc. <b>Simplified Chinese</b>	<input checked="" type="checkbox"/> Enable
Product String	旺玖PL2303G系列，串口支持至六万五千五百三十五。	COM 50000
	<input checked="" type="checkbox"/> Enable PSDM	
String Length: 88 ( MS: 24, PS: 53, SN: 11 ) / 90		Fixed COM Port Number
Manufacturer String	Prolific Technology Inc. <b>Korean</b>	<input checked="" type="checkbox"/> Enable
Product String	PL2303G는 COM 포트 번호를 최대 65,535까지 지원합니다.	COM 40000
	<input checked="" type="checkbox"/> Enable PSDM	
String Length: 87 / 90 (Max) : MS: 24, PS: 59, SN: 4		Fixed COM Port Number
Manufacturer String	Prolific Technology Inc. <b>Japanese</b>	<input checked="" type="checkbox"/> Enable
Product String	PL2303G は COM ポート番号を最大 65,535 までサポートします。	COM 30000
	<input checked="" type="checkbox"/> Enable PSDM	
String Length: 82 ( MS: 24, PS: 47, SN: 11 ) / 90		Fixed COM Port Number
Manufacturer String	Prolific Technology Inc. <b>English</b>	<input checked="" type="checkbox"/> Enable
Product String	PL2303G supports COM port numbers up to 65,535.	COM 20000
	<input checked="" type="checkbox"/> Enable PSDM	
String Length: 87 ( MS: 24, PS: 62, SN: 1 ) / 90		Fixed COM Port Number
Manufacturer String	Prolific Technology Inc. <b>Spanish</b>	<input checked="" type="checkbox"/> Enable
Product String	La serie PL2303G admite números de puerto COM de hasta 65,535.	COM 10000
	<input checked="" type="checkbox"/> Enable PSDM	

Windows Device Manager displays product names in multiple languages.



The HyperTerminal program can connect to high-numbered COM ports. ( ex: COM60000 )



## 10. Design Application Examples

This section illustrates conceptual design application examples using the PL2303GL.

### 10.1 USB Bus Powered Design

The PL2303GL has a built-in 3.3V regulator. USB device power (pin VIN) can be supplied directly from USB VBUS pin. The capacitor behind the USB connector on VBUS is a defined requirement of USB specification. If the regulator output VO\_33 needs to be maintained at 3.3V, VIN should be larger than 3.6V. It is also recommended to add capacitor at VO\_33 pin, please refer to schematic.

This built-in 3.3V regulator can supply the chip operating power around 11mA and also supply the additional 80mA for external components.




Figure 10-1 USB Bus Powered Design Example

## 10.2 I/O Power Supply to PL2303GL

The PL2303GL supports a wide range of I/O voltage. The simple way to supply IO voltage is to directly connect VDD\_IO to VO\_33 pin to provide 3.3V I/O voltage. Add capacitor to VDD\_IO can help to reduce I/O noise. Please refer to schematic for the detailed capacitor value..




Figure 10-2a IO Power Supply

VDD\_IO can also be supplied from other power source to provide different I/O voltage. This supplied VDD\_IO voltage should not be larger than VIN voltage. All of the PL2303GL I/O pins use the same VDD\_IO voltage. The I/O pins does not support mixed I/O voltages. Unless open-drain option is enabled, the I/O connection between two chips shall use the same VDD\_IO voltage. PL2303GL I/O pin also supports 5V tolerance which allows 5V input signal level in different VDD\_IO voltage.




Figure 10-2b VDD\_IO Voltage Supply

## 11. DC & Temperature Characteristics

### 11.1 Absolute Maximum Ratings

Table 11-1 Absolute Maximum Ratings

Items	Ratings
Power Supply Voltage – VIN	-0.3 to 6.0 V
Input Voltage of VDD_IO	-0.3 to VIN+0.3 V
Input Voltage of I/O with 5V Tolerance I/O	-0.3 to 6.0 V
Storage Temperature	-40 to 150 °C

Note: Permanent device damage may occur if the absolute maximum ratings are exceeded. These are stress rating only, and functional operation should be restricted to within the conditions. Exposure to absolute maximum rating conditions for extended periods may affect the device's reliability.

### 11.2 DC Characteristics

#### 11.2.1 Operating Voltage and Suspend Current

Table 11-2a Operating Voltage and Suspend Current

Parameter	Symbol	Min	Typ	Max	Unit
Power Supply Voltage Range	VIN	2.8	5	5.5	V
Power Supply for I/O Pins	VDD_IO	1.8	3.3	VIN+0.3	V
Output Voltage of Regulator	VO_33	2.97	3.3	3.63	V
Operating Current <sup>(1)</sup> (Power Consumption)	IDD	-	9.5	15	mA
Suspend Current	ISUS	-	250	450	μA

Note: (1) – No device connected.

#### 11.2.2 I/O Pins

Table 11-2b I/O Pins

Parameter	Symbol	Min	Typ	Max	Unit
Input Voltage (CMOS)					
Low	V <sub>IL</sub>	--	--	0.4	V
High	V <sub>IH</sub>	0.7* VDD_IO	--	--	V
Output Voltage					
Low	V <sub>OL</sub>	--	--	0.4	V
High	V <sub>OH</sub>	0.7*VDD_IO	--	--	V

### 11.3 Temperature Characteristics

Table 11-3 Temperature Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Operating Temperature (ambient)	--	-40	--	85	°C
Junction Operation Temperature	T <sub>J</sub>	-40	25	125	°C

12. Outline Diagram

12.1 Chip Marking information





Figure 12-1 Chip Part Number Information (SOP)

Table 12-2 Chip Marking Information

Line	Marking	Description
First Line	PL2303GL	Chip Product Name
Second Line (GYWWXX)	G	Green packing material
	YY	Last two digits of the manufacturing year
	WW	Week number of the manufacturing year
	XX	Chip Version
Third Line	XXXXXXXXXX	Manufacturing LOT code

Example: “G19361A” – means Green packing + Year 2019 + Week no. 36 + 1A chip version.

## 12.2 SOP8 Package



SYMBOL	DIMENSION IN MM		DIMENSION IN INCH	
	MIN.	MAX.	MIN.	MAX.
A	1.35	1.75	0.0532	0.0688
A1	0.10	0.25	0.0040	0.0098
B	0.33	0.51	0.013	0.020
C	0.19	0.25	0.0075	0.0098
e	1.27 BSC		0.050 BSC	
D	4.80	5.00	0.1890	0.1968
H	5.80	6.20	0.2284	0.2440
E	3.80	4.00	0.1497	0.1574
L	0.40	1.27	0.016	0.050
h	0.25	0.50	0.0099	0.0196
θ	0°	8°	0°	8°
JEDEC	MS-012 (AA)			

Figure 12-1 PL2303GL Outline Diagram (SOP8)



## **Disclaimer**

All the information in this document is subject to change without prior notice. Prolific Technology Inc. does not make any representations or any warranties (implied or otherwise) regarding the accuracy and completeness of this document and shall in no event be liable for any loss of profit or any other commercial damage, including but not limited to special, incidental, consequential, or other damages.

## **Trademarks**

The Prolific logo is a registered trademark of Prolific Technology Inc. All brand names and product names used in this document are trademarks or registered trademarks of their respective holders.

## **Copyrights**

**Copyright © 2018 - 2025 Prolific Technology Inc. All rights reserved.**

No part of this document may be reproduced or transmitted in any form by any means without the express written permission of Prolific Technology Inc.